Driven by the potential for improved on-current over Si, InAs/In x Ga 1-x As and In x Ga 1-x As channel materials are being investigated to replace Si in future generations of CMOS VLSI. [1] [2] [3] [4] [5] [6] To date, most reported III-V MOSFETs grown lattice-matched to InP use In 0.52 Al 0.48 As lower electron confinement (barrier) layers. For this barrier layer, the In 0.53 Ga 0.47 As/In 0.52 Al 0.48 As conduction band offset is approximately 0.52 eV. 7 In the heavily doped source and drain regions, at 4 $ 8 Â 10
19 cm À3 doping, the electron Fermi level, E f , is $0.3-0.4 eV above the conduction band edge of In 0.53 Ga 0.47 As, leaving the In 0.52 Al 0.48 As conduction band energy, E c;b , only $0.1-0.2 eV above this Fermi level. This small barrier energy is insufficient to fully confine electrons in the channel; the thermionic emission current density over the barrier can be approximated by J th % qðkT=m Ã Þ 1=2 N c expððE f À E c;b Þ=kTÞ;
where N c ¼ 2 Â 10 17 =cm 3 effective density of states of In 0.53 Ga 0.47 As and mÃ is the electron effective mass. Given a 0.2 eV barrier, this thermionic current is approximately 5 lA/lm 2 . Given both small (<100 nm) separations between the Nþ source and drain, and significant ($500 mV) drain-source bias voltage, the drain-source field is large, and electrons thermally emitted from the Nþ source into the In 0.52 Al 0.48 As barrier layer are then carried under high field to the drain.
We here show that barrier leakage can be the dominant source of off-state leakage current in short-channel InGaAs MOSFETs with In 0.52 Al 0.48 As barriers and small separations between the Nþ source and drain. The magnitude of barrier leakage will depend in detail upon the MOSFET's source-drain structure; presence of an In 0.52 Al 0.48 As upper barrier layer between the In 0.53 Ga 0.47 As channel and the Nþ In 0.53 Ga 0.47 As source and drain will reduce the electron density within the channel, increasing ðE c;b À E f Þ and thereby reducing the thermionic leakage, 1 while in other reported III-V MOSFETs the separation between the Nþ source and drain is significantly greater than the gate length. Table I . The electron mobility for a 10 nm InGaAs quantum well is about $9500 cm 2 /VÁs at room temperature for both DHs with InAlAs barriers and AlAsSb barriers. As reducing the well thickness from 10 nm to 5 nm, the electron mobility significantly decreased and was lower for InGaAs/AlAsSb DHs than for InGaAs/InAlAs DHs. The decrease in mobility could be the result of stronger interface scattering associated with the higher conduction band offset of AlAsSb barriers, 9 or a rougher interface for InGaAs grown on a higher aluminum content barrier layer. [10] [11] [12] To fabricate MOSFETs, hydrogen silsesquioxane (HSQ) dummy gates were patterned by e-beam lithography, and $50 nm thick, n-type In 0.53 Ga 0.47 As (Si: 4 Â 10 19 cm À3 ) source-drain layers were regrown by metal organic chemical vapor deposition (MOCVD). After MOCVD regrowth, the dummy gates were removed in buffered HF. Channel surface damage caused by regrowth was then removed by two cycles of digital etching. 13 The final In 0.53 Ga 0.47 As channel thickness is $7.5 nm for both samples. Transistors were then mesa-isolated, were cleaned in buffered HF for 2 min and then in-situ cleaned in an atomic layer deposition (ALD) reactor using alternating cycle of nitrogen plasma and trimethylaluminum pretreatment.
14 Approximately 3.9 nm HfO 2 gate dielectric was then blanket-deposited. Samples were then annealed in forming gas (5% H 2 /95% N 2 ) at 400 C for 15min. 35 nm/120nm thermally evaporated Ni/Au gate metal and 20 nm/50nm/100nm Ti/Pd/Au source/drain metal were then deposited and patterned by liftoff. Because AlAs 0.56 Sb 0.44 is readily oxidized by air exposure and is etched during the mesa isolation, 0.75 lm mesa etch undercut is observed at the edge of the bottom barrier in the final devices. The final gate width determined by scanning electron microscope is $23.5 lm (25 lm as drawn) for sample B. Figure 2 shows the transfer characteristic of sample A and sample B, at 58 nm and 56 nm gate lengths (L g ) respectively. At V DS ¼ 0.5 V, sample A shows 2.2 mS/lm peak transconductance and 242 mV/dec subthreshold swing (SS), while sample B shows 1.96 mS/lm peak transconductance and 134 mV/dec SS. The drain-source leakage current (I DS at, e.g., V GS ¼ À0.2 to À0.4 V) is significantly reduced in sample B. The slightly reduced transconductance of sample B may be due to reduced mobility arising from stronger interface roughness scattering of InGaAs/AlAsSb heterojunction. 8 As a function of gate lengths, threshold voltages are 0.1-0.15 V more positive for sample B, possibly a result of the increased eigenstate energy in the InGaAs channel, also due to stronger quantum confinement. 3-4 Â 10 À5 mA/lm at V DS ¼ 0.1 V and 2-3 Â 10 À4 mA/lm at V DS ¼ 0.5 V. This background leakage has an approximately linear (Ohmic) variation with V DS , and is only weakly dependent upon the gate length; on other experimental samples, we have observed similar background leakage when the isolation mesa etch depth is insufficient.
Off-state drain leakage current arising from simple electrostatics (excessive channel or gate dielectric thickness) or from source-drain or band-band tunneling would not show the strong observed dependence upon the energy offset of the lower barrier. Leakage by thermal emission from the Nþ source over the channel-barrier interface should however show a strong dependence upon the barrier energy, consistent with Figures 2 and 3 . 
